You are now in the main content area
COE 608
Computer Organization and Architecture
The main topics of the course include basic architecture of modern computers, interaction between computer hardware and software at various levels, and performance evaluation and metrics. Instruction set design, computer arithmetic is also discussed. Data path and control unit design for RISC Processors are covered in detail. The laboratory work includes the design and implementation of a 16-bit RISC CPU using an FPGA development system and VHDL.
Weekly Contact: Lab: 2 hrs. Lecture: 3 hrs.
GPA Weight: 1.00
Course Count: 1.00
Billing Units: 1
Mentioned in the Following Calendar Pages
*List may not include courses that are on a common table shared between programs.
- COE 70A/B - Computer Engineering Capstone Design
- COE 758 - Digital Systems Engineering
- Computer Engineering
- Electrical Engineering Core Elective Tables I and II